

FIG. 1

$n = p \cdot q$  (WHERE  $p$  AND  $q$  ARE PRIME NUMBERS)  
 $e \cdot d \equiv 1 \pmod{(p-1)(q-1)}$  ( $e < n$ ,  $e$  AND  $(p-1)(q-1)$  ARE RELATIVELY PRIME)




FIG. 2




FIG. 3




FIG. 4




FIG. 5

module Bcount16 (q, clk)  
 output [15:0] q;  
 input clk;  
 reg [15:0] q;  
 always@ (posedge clk)  
 q=q+ d1;  
endmodule

FIG. 6

```

module top;
    reg clock, reset, start, end;
L1 ~ wire [b1:0] M, C; <-15
L2 ~ wire [b2:0] e; <- 7
L3 ~ wire [b3:0] n; <-63

    rsaEnc    enc1(M, C, e, n, clock, reset, start, end);

endmodule

module rsaEnc(M, C, e, n, clk, res, st, ed);
    input [b1:0] M; <-15
    input [b2:0] e; <- 7
    input [b3:0] n; <-63
    input  clk, res, st;
    output [b1:0] C; <-15
    output ed;
    {
        integer i;
        always@(posedge clk)
            if (res == 1`b1)
                C = 16`d0;
            else if (st == 1`b1)
                C = 1`b1;
                for (i=0; i<e; i++) {
                    C=(M*C)%n;
                }
                ed=1`b1;
    }
endmodule

```

FIG. 7




FIG. 8








FIG. 9








FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16






FIG. 17